Examining Huge Pages or Transparent Huge Pages performance

Updated -

All modern processors use page-based mechanisms to translate the user-space process virtual addresses into physical addresses for RAM. The memory is commonly handled in 4KB chunks or pages and the processor can hold a limited number of virtual-to-physical address page mappings in the Translation Lookaside Buffers (TLB). The number TLB entries ranges from tens to hundreds of mappings. This l...

Subscriber exclusive content

A Red Hat subscription provides unlimited access to our knowledgebase, tools, and much more.

Current Customers and Partners

Log in for full access

Log In

New to Red Hat?

Learn more about Red Hat subscriptions

Using a Red Hat product through a public cloud?

How to access this content